
Fig. 1

Addressing

Controller

108



					Clock	Clock Cycle				
	0	<b>-</b>	2	က	4	5	9	7	8	6
-	-			<b></b>	<b>&gt;</b>	<b></b>	-	<b></b>	<b>&gt;</b>	-
တိ	-	0	0	0	~	0	0	0	<del>-</del>	0
S₁	0	1	0	0	0	1	0	0	0	-
$S_2$	0	0	1	0	0	0	1	0	0	0
S³	0	0	0	. 1	0	0	0	1	0	0
Swo/SRo	{0001}	{0010}	{0100}	{1000}	{0001}	{0010}	{0100}	{1000}	{0001}	{0010}
Sw1/SR1	{1000}	{0001}	{0010}	{0100}	{1000}	{0001}	{0010}	{0100}	{1000}	{0001}
Sw2/SR2	{0100}	{1000}	{0001}	{0010}	{0100}	{1000}	{0001}	{0010}	{0100}	{1000}
S <sub>W3</sub> /S <sub>R3</sub>	{0010}	{0100}	{1000}	{0001}	{0010}	{0100}	{1000}	{0001}	{0010}	{0100}

Fig. 3







Fig. 4A







Fig. 5A









Fig. 6A



200 \





Fig. 7A









Fig. 8A



Title: EFFICIENT UTILIZATION OF SHARED BUFFER MEMORY AND METHOD FOR OPERATING THE SAME Application No.: 10/623,026 Docket No.: SUNMP232 Inventors: Lee et al.







Fig. 9A







**Fig. 10A** 









Fig. 11A



200 \





Fig. 12A








Fig. 13A

